

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

REVOCATION OF PRIOR POWERS OF ATTORNEY WITH NEW POWER OF ATTORNEY AND CHANGE OF CORRESPONDENCE ADDRESS

As the assignee of entire right, title, and interest in each of the following patents and patent applications, Analog Devices, Inc. (hereinafter "Assignee") hereby revokes all powers of attorney previously given for each of the following patents and patent applications, and appoints the attorneys and/or agents associated with **Customer Number 051414** to prosecute and transact all business in the U.S. Patent and Trademark Office connected therewith:

Atty. Docket	Application No.	Filing Date	Title	Inventor(s)
ANA-087	11/224495	9/12/2005	Digital Signal Processor Optimized for Interpolation and Decimation	DOMINGO
ANA-088	10/786,250	2/25/2004	Cache Memory with Improved Replacement Policy	SCHUBERT
ANA-089	10/951,319	9/27/2004	Improvements in Multicarrier Modulation Systems	ARMSTRONG and BREWER
ANA-090	11/704,143	2/8/2007	Metrics Modules and Methods for Monitoring, Analyzing and Optimizing Bus and Memory Operations in a Complex Integrated Circuit	SYED, GENTILE and KDKER
ANA-091	11/157,650	6/21/2005	Methods and Apparatus for an Efficient Floating Point ALU	SRIVASTAVA
ANA-093	11/209,477	8/23/2005	System and Method for Automated Verification of Performance and Budget Goals in a Process	KAFKA, ARONOV, and GOVONI
ANA-094	11/890,907	8/8/2007	Implementation of Variable Length Instruction Encoding Using Alias Addressing	GIRI and NADIG
ANA-095	12/217,563	1/7/2008	Methods and Apparatus for Predictable Level Shifter Power-Up State	FOLEY and LI
ANA-097	12/412974	3/27/2009	Method and Apparatus for Scaling Signals to Prevent Amplitude Clipping	CHALIL
ANA-098	12/136,492	6/10/2008	Half Pixel Interpolator for Video Motion Estimation Accelerator	COX, BOTCHEV, NING, ZHANG, and HOFFMAN
ANA-099A	11/818,449	6/14/2007	Software Programmable Timing Architecture	OLOFSSON, JACOBS, and KETTLE

Atty. Docket	Application No.	Filing Date	Title	Inventor(s)
ANA-099B	11/818,452	8/14/2007	Software Programmable Timing Architecture	OLOFSSON
ANA-099C	11/998,994	12/3/2007	A Variable Instruction Width Software Programmable Data Pattern Generator	OLOFSSON, JACOBS, and KETTLE
ANA-100	12/070,224	2/15/2008	Output Driver with Overvoltage Protection	BOYKO and PATTERSON
ANA-101	11/823,760	1/17/2007	Novel Context Instruction Cache Architecture for a Digital Signal Processor	RINGE and GIRI
ANA-102	11/304,294	12/15/2005	Method for Locking a Synthesised Output Signal of a Synthesised Waveform Synthesiser in a Phase Relationship with an Input Signal, and a Digital Waveform Synthesiser for Producing a Synthesised Output Signal in a Phase Relationship with an Input Signal	TUCHOLSKI
ANA-102C1	12/546,738	8/25/2009	Method for Locking a Synthesised Output Signal of a Synthesised Waveform Synthesiser in a Phase Relationship	TUCHOLSKI
ANA-104C1	11/637,232	12/11/2006	Cache Memory Background Preprocessing	GREENFIELD and SALITERNIK
ANA-105	11/584,147	10/20/2006	File Attributes for Flexible Linking	KILBANE and RAIKMAN
ANA-106	11/584,183	10/20/2006	Process for Handling Shared References to Private Data	KILBANE and RAIKMAN
ANA-107	11/821,847	6/26/2007	Methods and Apparatus for Automation of Register Maps	DHARMAGADDA
ANA-108	12/008,335	1/10/2008	Multi-Format Multiplier Unit	OLOFSSON and YANOVITCH
ANA-109D1	12/470813	5/22/2009	Integrated Circuits with Programmable Well Biasing	OLOFSSON
ANA-110	10/932,939	11/19/2004	System and Method for Sub-Pixel Interpolation in Motion Vector Estimation	NAGARAJAN
ANA-111	12/008,334	1/10/2008	Bandwidth Efficient Instruction-Driven Multiplication Engine	OLOFSSON and YANOVITCH
ANA-113	11/643,445	12/1/2006	Method and Apparatus for Progressive Scanning of Interlaced Video	PAN and LIS
ANA-120	09/923,225	8/6/2001	High Performance Turbo and Viterbi Channel Decoding in Digital Signal Processors	PLANTE and GREENFIELD

Atty. Docket	Application No.	Filing Date	Title	Inventor(s)
ANA-121	12/365,386	2/4/2009	Method and Apparatus for Hardware Reset Protection	GIORDANO and BIEDERWOLF
ANA-122	12/328,484	12/4/2008	Method and Apparatus for Performing Jump Operations in a Digital Processor	MAYER, BAHADOOR and LONG
ANA-123	11/152,876	6/15/2005	Method and Apparatus for Deep Sub-Micron Design of Integrated Circuits	RAMAKRISHNAN and PADMANABHAN
ANA-124	12/362,994	1/30/2009	Method and Apparatus or Software GPS Receiver	AN and STEIN
ANA-125	11/638,951	12/14/2006	Randomly Sub-Sampled Partition Voting (RSPB) Algorithm for Scene Change Detection	HOFFMAN, ZHANG, and NING
ANA-126	11/638,838	12/14/2006	Motion Estimation Using Prediction Guided Decimated Search	HOFFMAN, ZHANG, SINGH, and NING
ANA-127	12/008,220	1/9/2008	Processor Architectures for Enhanced Computational Capability	GARDE
ANA-128	11/488,484	7/18/2006	Automatic Environmental Compensation of Capacitance Based Proximity Sensors	FEEN, COQUEREL, JEYAPPAUL, and CLEARY
ANA-133	11/531,698	9/14/2006	A Technique to Visually Present Memory Location and Usage during Code Execution	ANDERSON
ANA-135	11/566,692	12/5/2006	System and Method for an Efficient Comparison Operation of Multi-Bit Vectors in a Digital Logic Circuit	GIRI
ANA-140D1	12/463,612	5/11/2009	DMA Controller for Digital Signal Processors	HAYDEN
ANA-141	12/365,281	2/4/2009	J-TAG Emulation Control during Protected Modes of Operation within Lockbox™	GIORDANO and BIEDERWOLF
ANA-142	12/070,260	2/15/2008	Differential Current Output Driver with Overvoltage Protection	BOYKO and CHE
ANA-143A	12/269,515	11/12/2008	Methods and Apparatus for Generating and Processing Transmitter Signals	DELIWALA
ANA-143B	12/269,546	11/12/2008	Methods and Apparatus for Generating and Processing Transmitter Signals	DELIWALA
ANA-144	12/188,634	8/8/2008	Compute Block for Efficient FFT and FIR Hardware Acceleration	LERNER

The Assignee also hereby grants additional Powers of Attorney to the attorneys and/or agents associated with **Customer Number 051414** to file and prosecute foreign national patent applications in any and all countries of the world, regional patent applications under the European Patent Convention, and/or international applications under the Patent Cooperation Treaty or the Paris Convention based upon the above-identified applications and patents, including a power to meet all designated office requirements for designated states.

All future correspondence for each of the above-identified applications should be sent to the correspondence address associated with **Customer Number 051414**, which is:

Patent Administrator
Goodwin Procter LLP
Exchange Place
53 State Street
Boston, MA 02109

**PLEASE ASSIGN PTO CUSTOMER NUMBER 051414 TO EACH OF THE
ABOVE-IDENTIFIED APPLICATIONS**

The undersigned, whose title is supplied below, is authorized to act on behalf of the Assignee.

Respectfully submitted,



Dated: 11-2-09

Jason P. Fiorillo, Esq.
Assistant Secretary
Analog Devices, Inc.
One Technology Way
P. O. Box 9106
Norwood, MA 02062-9106